Nanoporous Cation Limiter-Induced Enhancement of Threshold Switching and Oscillatory Behavior in Ag-Based Diffusive Memristors

Calvin Xiu Xian Lee, Putu Andhita Dananjaya, Funan Tan, Eng Kang Koh, Lingli Liu, Kangjian Cheng, Wanbing Yi, and Wen Siang Lew*



levels (~10 μ A). In addition, the Ag/np-Pt TS device exhibits self-oscillation behavior at low voltage (<1 V), with oscillation frequency increasing with the applied voltage. The insertion of the np-Pt cation limiter provides a simplistic technique of metal ions manipulation in ECM TS devices, enhancing their performance for artificial neural network applications.

KEYWORDS: diffusive memristor, nanoporous platinum, threshold switching, neuronal, silver, ECM

1. INTRODUCTION

In the era of big data, threshold switching (TS) memristors have emerged as essential components for memristive functionality, particularly in nonconventional computing and nonvolatile memory applications.¹⁻⁴ Nonconventional computing architectures, such as spiking neural networks (SNNs), mimic neural activity patterns in human cognition by leveraging asynchronous and sparse spikes.⁵⁻⁷ From a hardware implementation perspective, it is imperative to explore artificial synapses and neurons for the advancement of neuromorphic systems. To date, the emulation of biosynaptic functions using artificial synapses has been predominantly achieved through resistive switching (RS) memristors, facilitating functionalities such as spike-timedependent plasticity (STDP),^{8,9} pair-pulse facilitation/depression (PPF/PPD),^{10,11} and long-term potentiation/depression (LTP/LTD).^{12,13} Conversely, artificial neurons typically rely on intricate complementary metal-oxide-semiconductor (CMOS) circuits comprising of numerous active components to implement neuronal functions. However, these configurations are often plagued by low energy efficiency and constrained integration density.14-17

Recently, TS memristors have garnered attention due to their large selectivity, simple structure, and scaling capability, positioning them as promising candidates in applications such as selectors for nonvolatile data storage,^{18–20} steep slope transistors for logic devices,^{21,22} and neurons for neuromorphic computing. Various materials have been explored for TS memristors, including insulator-metal-transition (e.g., NbO₂ and VO_2 ,²³⁻²⁵ chalcogenide (e.g., GeSe),^{26,27} and transition metal oxide (e.g., TaO_x and HfO_2),^{28,29} with several studies demonstrating their potential for exhibiting oscillatory behavior, a key characteristic for neuromorphic applications. Ta₂O₅ is widely recognized as a highly promising solid electrolyte for TS memristors owing to its high ionic conductivity and robust stability. However, these devices often suffer from high operational voltage and large leakage current, leading to higher power consumption.³⁰

Received:October 25, 2024Revised:January 3, 2025Accepted:February 9, 2025Published:February 14, 2025





Volatile electrochemical metallization (ECM) TS memristors, which utilize Ag or Cu, offer the advantages of lower operation voltage, steep switching slope, and lower leakage current characteristics.^{22,31,32} These attributes are preferential for the implementation of neuromorphic systems, as they offer fast recognition speed and low power consumption. Unlike conventional nonvolatile ECM memristors, which operate on the formation and dissolution of stable conductive filaments.^{33,34} Volatile ECM TS devices have a conductive filament that undergoes spontaneous rupture, resulting in the threshold switching phenomenon. However, large variability in size and distribution of the stochastic conductive filaments still exists which greatly hinders large-scale integration in practical crossbar arrays.^{33,35} Furthermore, it is observed that a volatile threshold switching often transitions to a nonvolatile resistive state upon continuous cycling, a phenomenon attributed to the stable growth of filaments within the dielectric matrix.^{19,36} It is noteworthy that a highly stable metal filamentary TS with low threshold voltage and minimal off-state leakage current is much preferred as it correlates to a broader weight range for oscillatory neuronal functions.³⁷

To address these challenges, recent studies have explored the use of interfacial layers, such as Ir, Ti, and graphene, to improve the uniformity and stability of TS devices.³⁸ Among these materials, Pt has shown promise due to its high work function (~5.8 eV) which surpasses those of Ti (~4.3 eV), Ir (~5.4 eV), and graphene (~4.6-4.8 eV), resulting in a larger Schottky barrier at the Ta₂O₅ interface. This effectively suppresses leakage currents and improves cation migration control, crucial for reliable threshold switching.⁴¹ Additionally, Pt's lower Gibbs free energy of oxide formation (e.g., PtO₂, $\Delta G^0 \approx -121 \text{ kJ/mol}$ compared to TiO₂ ($\Delta G^0 \approx -889.5 \text{ kJ/mol}$) mol) and IrO₂ ($\Delta G^0 \approx -183.75$ kJ/mol) minimizes oxide formation, preserving metallic properties under operating conditions.⁴² Furthermore, np-Pt can be fabricated via scalable, reproducible methods like high-pressure sputtering, unlike graphene, which requires less practical approaches such as chemical vapor deposition (CVD).^{43,44} However, there has not yet been a reported investigation on how the nanoporous-Pt (np-Pt) interfacial layer influences the memristive properties of ECM TS devices.

In this work, we present an oscillatory neuron based on Ag filamentary TS with a nanoporous-Pt (np-Pt) cation limiter that modulates the Ag cation migration. To increase the porosity of the Pt interfacial layer, the sputter pressure is increased from 2 to 20 mTorr.⁴⁵ Tuning the np-Pt thickness leads to the formation of a significantly more stable conductive filament. 10 nm np-Pt devices demonstrate large selectivity (~10⁷), ultralow leakage current (<1 pA), improved operational voltage uniformity, high endurance cycle (>10⁶ cycles), and a minimized operating current of 1 nA. Moreover, the 10 nm np-Pt TS device exhibits self-oscillation behavior at a low voltage (<1 V), where the oscillation frequency increases with the applied voltage.

A simplified biological neuron network is illustrated in Figure 1a, where a neuron receives input spikes from interconnected synapses, triggering an output action potential upon reaching a threshold value. Contrastingly, Figure 1b depicts the equivalent TS neuronal network within an artificial neural network framework, where the RS memristors act as artificial synapses connecting pre-neurons and post-neurons. The TS memristor functions as a post-neuron, integrating the signals from these artificial synapses. The circuit implementa-



Figure 1. Schematic illustration of neuromorphic system. (a) Biological model: the biological neuron receives inputs from other neurons by interconnected synapses. (b) Bio-inspired electronic model: the electronic neuron for accumulating inputs generated by different pre-neurons through resistive switching (RS) memristor synapses to implement the functions of spiking neural network. (c) Circuit implementation of the oscillation neuron with a TS memristive device.

tion of the oscillation neuron based on the TS memristor is shown in Figure 1c. The load resistance $R_{\rm L}$ represents the RS memristor synaptic weight connected in series with the TS device while the load capacitance C_L represents the parallel capacitance and parasitic capacitance. In the absence of an applied electric field, the TS device remains in the OFF state (R_{OFF}) . Upon the application of a voltage pulse (V_{in}) , the voltage drops over the TS device $(R_{OFF} > R_L)$ and C_L starts to charge. If V_{in} surpasses the threshold voltage (V_{th}) , the TS device switches to the ON state (R_{ON}) , causing C_{L} to discharge as the voltage drop across the TS device decreases ($R_{ON} < R_L$). When the voltage drop falls below the hold voltage (V_{hold}) , the TS device switches back to R_{OFF}. In this recursive event where the TS device switches between the OFF and ON state, selfoscillation characteristics can be achieved. For $R_{OFF} \gg R_L \gg$ R_{ON} , the relationship between the theoretical frequency f and the R_L , C_L , and V_{in} can be described as follows:²

$$f = \frac{1}{\left[R_{\rm L}C_{\rm L} \times \log\left(\frac{V_{\rm hold} - V_{\rm in}}{V_{\rm th} - V_{\rm in}}\right)\right]}$$
(1)

2. EXPERIMENT PREPARATION

The fabrication process of the np-Pt TS devices on the SiO_2/Si substrate begins with a cleaning procedure using acetone, 2propanol, and deionized water. Following this, Pt bottom electrode (10 nm) is deposited on the patterned SiO_2/Si substrates at room temperature by direct current (DC) magnetron sputtering, utilizing a 2 in. 99.99% target of Pt, at a power of 50 W, a sputtering pressure of 2 mTorr, and an Ar gas flow of 20 sccm. The patterned Pt bottom electrode is formed via a liftoff process. Next, the active electrode patterning is performed, followed by a Ta₂O₅ thin film (5 nm), np-Pt layer (10 and 20 nm), and Ag active electrode deposition. The Ta2O5 thin film is deposited via radio frequency (RF) magnetron sputtering with 20 sccm Ar gas flow at a working pressure of 2 mTorr, utilizing a 2 in. 99.99% ceramic target of Ta₂O₅. The np-Pt layers are deposited with similar sputtering conditions, except for an elevated sputter



Figure 2. (a) Optical image of a fabricated np-Pt layer TS device. (b) Schematic illustration of the different resistive switching mechanisms in the no np-Pt (left) and np-Pt-based (right) devices. (c) XRR measurement of 10 nm of Pt sputtered at 2 mTorr (blue) and 20 mTorr (red). (d) Crosssectional TEM image of the 10 nm np-Pt TS device. (e) Typical current–voltage (I-V) curves for 10 nm np-Pt layer TS device under different compliance current conditions from 1 nA to 10 μ A. (f) Initial resistance of five TS devices with different thicknesses of np-Pt (20 nm, 10 nm, and no np-Pt).

pressure of 20 mTorr to induce porosity. The Ag (5 nm) layer is deposited by DC magnetron sputtering, followed by a Pt capping layer (20 nm) to protect the underlying Ag from ambience oxidation. A 2 in. 99.99% Ag target was utilized. A final liftoff process is performed to obtain the Pt/Ag/np-Pt/ Ta₂O₅/Pt device with a size of 10 × 10 μ m², as depicted in Figure 2a. For the deposition of all of the thin films, the AJA sputtering system was employed.

3. RESULTS AND DISCUSSION

Figure 2b illustrates the limited Ag cation injection by the np-Pt layer between the cation source and the electrolyte layer. For the characterization of the np-Pt's surface morphology, atomic force microscopy (AFM) scans were performed using the Park Systems NX 10 while the X-ray reflectivity (XRR) measurements were performed using Rigaku SmartLab. The AFM scans are presented in Figure S1. XRR characterization, as shown in Figure 2c, determined that the density of the Pt thin film sputtered at 20 mTorr ($\rho_{20 \text{ mTorr}} = 6.714 \text{ g/cm}^3$) is substantially lower than that of the film sputtered at 2 mTorr $(\rho_{2 \text{ mTorr}} = 10.161 \text{ g/cm}^3)$, suggesting that the higher sputtering pressure produces a more porous Pt film. Cross-sectional transmission electron microscopy (TEM) was performed to understand the profile, as shown in Figure 2d, where the Ag layer is effectively isolated from the Ta₂O₅ layer by the np-Pt cation limiter. The dark-field TEM image is presented in Figure S2. In addition, energy-dispersive X-ray (EDX) line scan analysis was also performed and the results are presented in Figure S3. Figure 2e presents the typical current-voltage (I-V) electrical characteristics of the 10 nm np-Pt TS device under voltage sweeps between -1 and +1 V, with a resolution of 5 mV, and at different compliance current $(I_{\rm C})$ values from 1 nA to 10 μ A. The measurements are performed using the Keithley 4200-SCS semiconductor characterization system.

When the applied voltage surpasses the threshold voltage ($V_{\rm th}$), the device switches abruptly from HRS to LRS with the current level predetermined by $I_{\rm C}$. Upon reducing the applied voltage below the hold voltage ($V_{\rm hold}$), the device reverts back to the HRS. The 10 nm np-Pt TS device exhibits bidirectional switching characteristics, with a large selectivity of 10⁷ at the maximum compliance current of 10 μ A. For comparison, the typical I-V characteristics of devices without np-Pt and with a 20 nm np-Pt layer are shown in Figure S4.

Figure 2f shows the boxplot of the initial resistance values for the TS devices with different thicknesses of the np-Pt layer, measured at a read voltage is 0.1 V. Among the different thicknesses of np-Pt layer, the 10 nm np-Pt TS device exhibits the highest initial resistance of $1.45 \times 10^{11} \Omega$, which is significantly higher than the initial resistance of 1.79 imes 10 6 Ω for the device without an np-Pt layer. The increased initial resistance suggests that the diffusion of Ag into the dielectric matrix is limited by the np-Pt layer. For comparative purposes, a 20 nm np-Pt TS device was also fabricated, showing an initial resistance of $2.20 \times 10^{10} \Omega$. However, this device exhibited a broader distribution of initial resistance and a lower initial resistance relative to the 10 nm np-Pt device. This performance degradation could be due to the increased surface roughness observed in the 20 nm np-Pt thin film ($R_a = 1.277$ nm, $R_a =$ 1.020 nm) [Figure S1b], as compared to the smoother surface of the 10 nm np-Pt thin film ($R_a = 0.446$ nm, $R_q = 0.572$ nm) [Figure S1a]. Increased surface roughness generally reduces the memristive properties, as it can lead to less uniform electrical characteristics across the device.⁴⁶ However, in this case, the rougher surface of the np-Pt layer enhances the effective contact area with the Ag top electrode, promoting improved charge carrier injection which reduces the initial resistance.47,48



Figure 3. (a) Unidirectional DC *I*–*V* characteristics of a 10 nm np-Pt TS device in 50 cycles of DC voltage sweep. Light blue represents the typical TS operation. The inset provides the unidirectional DC *I*–*V* characteristics of no np-Pt TS device in 50 cycles of DC voltage sweep. (b) Statistical distributions of the operational voltages $(+V_{th}, +V_{hold})$ for a 10 nm np-Pt TS device (sample size n = 50). (c) Statistical distribution of the operational voltages $(+V_{th}, +V_{hold})$ for no np-Pt TS device (sample size n = 50). (d) Cumulative probability distribution of V_{th} (device-to-device) for different np-Pt thicknesses (sample size n = 5).

Unidirectional threshold switching is observed in the 10 nm np-Pt TS device, as shown in Figure 3a, where the device exhibits uniform threshold switching behavior over 50 consecutive cycles. To further evaluate the cycle-to-cycle variation of 10 nm np-Pt TS device, the distributions of $V_{\rm th}$ and $V_{\rm hold}$ in the positive voltage region over these 50 cycles are analyzed and presented in Figure 3b. The standard deviation (σ), mean value (μ), and coefficient of variation ($C_{\rm V} = \sigma/\mu$) are used to evaluate the variations. The $C_{\rm V}$ values for $V_{\rm th}$ and $V_{\rm hold}$ are 4.2 and 16.6%, respectively. The distributions of $V_{\rm th}$ and $V_{\rm hold}$ in the negative voltage region are also plotted in Figure S5a.

Figure 3c shows the statistical distributions of $V_{\rm th}$ and $V_{\rm hold}$ for TS device without np-Pt layer in the same scale, where the $C_{\rm V}$ values are 17.8% and 26.0%, respectively. By comparison, the no-Pt TS device shows a much larger variation, with $C_{\rm V}$ for $V_{\rm th}$ and $V_{\rm hold}$ increasing by 423.9% and 156.6%, respectively. While a lower $C_{\rm V}$ of $V_{\rm hold}$ (10.7%) is observed for the 20 nm np-Pt TS device, this improvement comes with an increase in the $C_{\rm V}$ of $V_{\rm th}$ (9.0%). The statistical distributions of $V_{\rm th}$ and $V_{\rm hold}$ for 20 nm np-Pt TS device are also analyzed and shown in Figure S5b. A cumulative probability distribution for the cycleto-cycle variation of the $V_{\rm th}$ for the different np-Pt thicknesses is shown in Figure S6a. The σ , μ , and $C_{\rm V}$ for the TS device with different np-Pt thicknesses are summarized in Table 1.

Figure 3d shows the device-to-device variation for both the no np-Pt and 10 nm np-Pt TS devices, where five random devices are selected from each type of TS memristors. The no np-Pt TS devices, despite having a lower mean $V_{\rm th}$ of ~0.32 V, show a much larger device-to-device variation ($C_{\rm V}$ = 20.6%). This variability can be attributed to uncontrolled Ag cation

Table 1. Comparison of Mean, Standard Deviation, and Coefficient Of Variation for $V_{\rm th}$ and $V_{\rm hold}$ in the Positive Region (Cycle-to-Cycle Variation)

np-Pt thickness (nm)	$V_{ m th} \mu \ ({ m V})$	$V_{ m hold}$ μ (V)	$V_{ m th\prime} \sigma \ (V)$	$V_{ m hold}, \sigma \ (V)$	$\begin{array}{c} V_{\rm th},\\ C_{\rm V}=\sigma/\mu \end{array}$	$V_{\text{hold}}, C_{\text{V}} = \sigma/\mu$
0	0.258	0.192	0.046	0.050	17.8%	26.0%
10	0.383	0.217	0.016	0.036	4.2%	16.6%
20	0.399	0.307	0.037	0.033	9.0%	10.7%

injection throughout the Ta₂O₅ matrix. As for the 10 nm np-Pt TS devices, a mean $V_{\rm th}$ of ~0.41 V is shown along with tight distributions ($C_{\rm V}$ = 9.6%), indicating limited Ag cation injection into the Ta₂O₅ matrix. A further increase of np-Pt thickness to 20 nm results in a reduced mean $V_{\rm th}$ of ~0.37 V. However, a degradation of the device performance is observed where the $V_{\rm th}$ shifts into a wider range from device to device ($C_{\rm V}$ = 17.7%). Conversely, the 10 nm np-Pt TS devices reveal the narrowest $V_{\rm th}$ distribution, as compared with the no np-Pt and 20 nm np-Pt TS devices, as shown in Figure S6b.

Figure 4a shows the DC stress test conducted on the 10 nm np-Pt device at room temperature, revealing that the HRS remains stable for over 10^4 s without any noticeable degradation under a bias voltage of 0.2 V. For endurance measurements, consecutive read and program-read pulses are applied across the device, as shown in Figure 4b. A read pulse of 0.3 V/1 ms is applied to determine the HRS with a 1 ms delay before a program-read pulse of 0.9 V/5 ms is applied to switch the device to the LRS. A series resistor of 220 k Ω is connected to limit the current in the LRS during the measurement. A waiting time of 100 ms separating each



Figure 4. (a) DC stress testing at room temperature for a 10 nm np-Pt TS device. Green squares and brown squares refer to the current at HRS and resistance value of HRS, respectively. (b) Endurance test of the 10 nm np-Pt TS device with over 10^6 cycles, where the inset shows all of the HRS and LRS data points for the last 300,000 cycles. (c) ON switching slope of the 10 nm np-Pt TS device is approximately 0.01 mV/dec (d) ON switching slope of the no np-Pt TS device is approximately 0.51 mV/dec.



Figure 5. (a) Oscillation waveforms of the 10 nm np-Pt TS neuron with different V_{in} 's from 0.2 to 0.9 V when $R_L = 180 \text{ k}\Omega$, $C_L = 200 \text{ nF}$. (b) Fitted oscillation frequency, *f* versus input voltage, and V_{in} plot corresponding to the measured oscillation frequencies.

program and read pulse ensures that the device recovers fully, avoiding the memory effect from unsuccessful switching events. The device demonstrates stable switching for more than 1×10^6 cycles without noticeable degradation. The inset shows every data point for HRS and LRS from the last 300,000 endurance cycles. The presented endurance data represent the lower bound, as the measurement was terminated due to schedule constraints. In addition, the 10 nm np-Pt device can switch abruptly at an I_C of 10 μ A and exhibits a high selectivity of 1×10^7 , as shown in Figure 4c. The device exhibits a steeper switching slope of ~0.01 mV/dec as compared with the no np-Pt device (~0.51 mV/dec), as shown in Figure 4d. The switching slopes of the 10 nm np-Pt TS device at other I_C

values are shown in Figure S7. The acceleration in the switching slope can be attributed to the galvanic effect, where the electrochemical oxidation of Ag atoms takes precedence over Pt atoms due to their respective electrode potentials $(E_{0,\text{Ag}^{2*}/\text{Ag}} = 0.80 \text{ V} \text{ and } E_{0,\text{Pt}^{2*}/\text{Pt}} = 1.18 \text{ V}).^{49,50}$ Based on the TS characteristics of the 10 nm np-Pt TS

Based on the TS characteristics of the 10 nm np-Pt TS device, an oscillation neuron was further constructed, as shown in Figure 1c. The np-Pt TS device was connected in parallel with a load capacitance (C_L) and in series with a load resistor (R_L) to implement the oscillation neuron. Figure 5a shows the measured oscillation waveforms of the neuron at different input pulse voltages $V_{\rm in}$ when $R_L = 180 \text{ k}\Omega$, $C_L = 200 \text{ nF}$, where continuous oscillation signals are detected. An enlarged

Table 2	. Com	parison	of	Various	Ag-Based	ТS	Diffusive	Memristors
---------	-------	---------	----	---------	----------	----	-----------	------------

material system	$V_{\rm th\prime}~{\rm V}$	$V_{\rm hold}$, V	$V_{\rm th}$, $C_{\rm V}$	$V_{\rm hold}$, $C_{\rm V}$	selectivity	I_{cc} μA	$I_{\rm leak\prime}$ pA	endurance cycle	ref
Pt/HfO ₂ /Ag	0.567	0.200	31%	32%					35
Pt/HfO ₂ /Ag-NDs	0.588	0.271	4.8%	6.9%	>10 ⁸	100	<1	>10 ⁸	35
Pt/TiO ₂ /Ag	0.240	0.150	13.5%	14.2%	$\sim 10^{7}$	10	<10		51
Pt/Ta ₂ O ₅ /Ag	0.35	0.12			$\sim 10^{7}$	10	<10		52
$Pt/Ta_2O_5/np-Pt/Ag$	0.383	0.217	4.2%	16.6%	>107	10	<1	>10 ⁶	this work

version of the oscillation waveforms is shown in Figure S8. The oscillation frequencies were derived using fast Fourier transformation (FFT) of the oscillation current. From the FFT plots (Figure S9), the derived oscillation frequencies were 51, 97, 146, and 195 Hz for $V_{\rm in}$ = 0.5, 0.6, 0.7, and 0.8 V, respectively. The oscillation frequency increased as a function of the pulse amplitude of V_{in} , as described in eq 1, where the oscillation frequency is inversely proportional to the RC time constant and logarithmically dependent on $V_{\rm in}$. As $V_{\rm in}$ increases, the term $\ln\left(\frac{V_{hold} - V_{in}}{V_{th} - V_{in}}\right)$ decreases, indicating a reduction in the charging and discharging times of the load capacitor. Consequently, the frequency of the oscillation increases. By fitting the oscillation frequency to this function, the RC time constant, τ_{i} can be extracted, which is consistent with the behavior of an RC model shown in Figure 5b. This self-oscillation behavior arises from recursive switching between the high-resistance state (R_{OFF}) and the low-resistance state (R_{ON}) , driven by the voltage-dependent formation, rupture, and reformation of conductive filaments. Below $V_{\rm th}$, the device remains in R_{OFF} , while surpassing V_{th} induces a transition to R_{ON} , allowing current to flow. The device reverts to R_{OFF} when the voltage drops below V_{hold} , resulting in periodic switching and self-oscillation. These results indicate that the 10 nm np-Pt TS device exhibits self-oscillation behavior, enabling precise weight sensing of the RRAM synapse when connected to a neural network array.7 Our novel device configuration suggests that the incorporation of np-Pt significantly improved the switching characteristics of the diffusive memristor by modulating the formation and stability of the conductive filament, leading to enhanced switching uniformity and reduced variability. Table 2 summarizes the various Ag-based switching characteristics of the device.

4. CONCLUSIONS

In conclusion, the resistive switching characteristics of Agbased threshold switching (TS) memristors with a nanoporous-Pt (np-Pt) cation limiter have been investigated. Incorporating a 10 nm np-Pt layer between Ag and Ta₂O₅ has resulted in significant enhancements in device performance, including high selectivity (>10⁷), ultralow leakage current (<1 pA), narrower $V_{\rm th}/V_{\rm hold}$ distribution, high endurance $(>10^{6} \text{ cycles})$, and ultra-steep switching slope (~0.01 mV/ dec). These improvements are attributed to the electrochemical interactions between Ag and Pt, coupled with the limited cation injection across the dielectric matrix by the np-Pt layer. Furthermore, a comparative analysis using a 20 nm np-Pt cation limiter underscores the importance of optimizing the np-Pt thickness to achieve an improved threshold switching performance. A systematic study of the oscillation characteristics reveals that the oscillation frequency increases with the input voltage. The realization of artificial neurons with low operational voltage variations via the np-Pt cation limiter

presents a viable strategy for creating more robust memristive artificial neural networks.

ASSOCIATED CONTENT

Supporting Information

The Supporting Information is available free of charge at https://pubs.acs.org/doi/10.1021/acsaelm.4c01900.

Surface morphology of different thicknesses of np-Pt thin film, cross-sectional TEM analysis, I-V hysteresis curves for different np-Pt thicknesses at different compliance current levels, $V_{\rm th}$ and $V_{\rm hold}$ cycle-to-cycle statistical distribution (negative voltage region) for 10 nm np-Pt device, $V_{\rm th}$ cycle-to-cycle cumulative probability plot for different thicknesses of np-Pt, device-to-device boxplot comparison for no np-Pt and 10 nm np-Pt devices, switching slopes at different compliance current levels for 10 nm np-Pt device, enlarged analysis of oscillation waveforms, and FFT analysis of TS oscillatory neuron (PDF)

AUTHOR INFORMATION

Corresponding Author

Wen Siang Lew – School of Physical and Mathematical Sciences, Nanyang Technological University, Singapore 637371, Singapore; orcid.org/0000-0002-5161-741X; Email: wensiang@ntu.edu.sg

Authors

- Calvin Xiu Xian Lee School of Physical and Mathematical Sciences, Nanyang Technological University, Singapore 637371, Singapore; GlobalFoundries, Singapore 738406, Singapore; © orcid.org/0000-0002-5426-2482
- Putu Andhita Dananjaya School of Physical and Mathematical Sciences, Nanyang Technological University, Singapore 637371, Singapore; © orcid.org/0000-0001-9416-6455
- **Funan Tan** School of Physical and Mathematical Sciences, Nanyang Technological University, Singapore 637371, Singapore
- Eng Kang Koh School of Physical and Mathematical Sciences, Nanyang Technological University, Singapore 637371, Singapore; GlobalFoundries, Singapore 738406, Singapore; orcid.org/0000-0003-0733-7688
- Lingli Liu School of Physical and Mathematical Sciences, Nanyang Technological University, Singapore 637371, Singapore; orcid.org/0000-0002-4360-2699
- Kangjian Cheng School of Physical and Mathematical Sciences, Nanyang Technological University, Singapore 637371, Singapore; GlobalFoundries, Singapore 738406, Singapore
- Wanbing Yi GlobalFoundries, Singapore 738406, Singapore

Complete contact information is available at: https://pubs.acs.org/10.1021/acsaelm.4c01900

Notes

The authors declare no competing financial interest.

ACKNOWLEDGMENTS

This work was supported by a RIE2020 ASTAR AME IAF-ICP Grant (No. 11801E0030) and EDB-IPP: Economic Development Board–Industrial Postgraduate Program (Grant No. REQ0165097).

REFERENCES

(1) Kang, J.; Kim, T.; Hu, S.; Kim, J.; Kwak, J. Y.; Park, J.; Park, J. K.; Kim, I.; Lee, S.; Kim, S.; Jeong, Y. Cluster-Type Analogue Memristor by Engineering Redox Dynamics for High-Performance Neuromorphic Computing. *Nat. Commun.* **2022**, *13* (1), No. 4040.

(2) Zhu, J.; Zhang, T.; Yang, Y.; Huang, R. A Comprehensive Review on Emerging Artificial Neuromorphic Devices. *Appl. Phys. Rev.* **2020**, 7 (1), 011312.

(3) Yang, J. J.; Strukov, D. B.; Stewart, D. R. Memristive Devices for Computing. *Nat. Nanotechnol.* **2013**, *8* (1), 13–24.

(4) Kim, S. E.; Kim, M.-H.; Jang, J.; Kim, H.; Kim, S.; Jang, J.; Bae, J.-H.; Kang, I. M.; Lee, S.-H. Systematic Engineering of Metal Ion Injection in Memristors for Complex Neuromorphic Computing with High Energy Efficiency. *Adv. Intell. Syst.* **2022**, *4* (9), No. 2200110.

(5) Liang, F.-X.; Wang, I.-T.; Hou, T.-H. Progress and Benchmark of Spiking Neuron Devices and Circuits. *Adv. Intell. Syst.* **2021**, 3 (8), No. 2100007, DOI: 10.1002/aisy.202100007.

(6) Ye, F.; Kiani, F.; Huang, Y.; Xia, Q. Diffusive Memristors with Uniform and Tunable Relaxation Time for Spike Generation in Event-Based Pattern Recognition. *Adv. Mater.* **2023**, *35* (37), 2204778.

(7) Midya, R.; Wang, Z.; Asapu, S.; Joshi, S.; Li, Y.; Zhuo, Y.; Song, W.; Jiang, H.; Upadhay, N.; Rao, M.; Lin, P.; Li, C.; Xia, Q.; Yang, J. J. Artificial Neural Network (ANN) to Spiking Neural Network (SNN) Converters Based on Diffusive Memristors. *Adv. Electron. Mater.* **2019**, *5* (9), 1900060.

(8) Tian, Q.; Chen, X.; Zhao, X.; Wang, Z.; Lin, Y.; Tao, Y.; Xu, H.; Liu, Y. Temperature-Modulated Switching Behaviors of Diffusive Memristor for Biorealistic Emulation of Synaptic Plasticity. *Appl. Phys. Lett.* **2023**, *122* (15), No. 153502, DOI: 10.1063/5.0142742.

(9) Guo, J.; Liu, L.; Wang, J.; Zhao, X.; Zhang, Y.; Yan, Y. A Diffusive Artificial Synapse Based on Charged Metal Nanoparticles. *Nano Lett.* **2024**, *24* (6), 1951–1958.

(10) Liu, L.; Dananjaya, P. A.; Ang, C. C. I.; Koh, E. K.; Lim, G. J.; Poh, H. Y.; Chee, M. Y.; Lee, C. X. X.; Lew, W. S. A Bi-Functional Three-Terminal Memristor Applicable as an Artificial Synapse and Neuron. *Nanoscale* **2023**, *15* (42), 17076–17084.

(11) Siannas, N.; Zacharaki, C.; Tsipas, P.; Kim, D. J.; Hamouda, W.; Istrate, C.; Pintilie, L.; Schmidbauer, M.; Dubourdieu, C.; Dimoulas, A. Electronic Synapses Enabled by an Epitaxial SrTiO3- δ /Hf0.5Zr0.5O2 Ferroelectric Field-Effect Memristor Integrated on Silicon. *Adv. Funct. Mater.* **2024**, *34* (8), 2311767.

(12) Koh, E. K.; Dananjaya, P. A.; Poh, H. Y.; Liu, L.; Lee, C. X. X.; Thong, J. R.; You, Y. S.; Lew, W. S. Unraveling the Origins of the Coexisting Localized-Interfacial Mechanism in Oxide-Based Memristors in CMOS-Integrated Synaptic Device Implementations. *Nanoscale Horiz.* **2024**, *9* (3), 438–448.

(13) Kim, M. K.; Lee, J. S. Short-Term Plasticity and Long-Term Potentiation in Artificial Biosynapses with Diffusive Dynamics. *ACS Nano* **2018**, *12* (2), 1680–1687.

(14) Indiveri, G.; Linares-Barranco, B.; Hamilton, T. J.; van Schaik, A.; Etienne-Cummings, R.; Delbruck, T.; Liu, S. C.; Dudek, P.; Häfliger, P.; Renaud, S.; Schemmel, J.; Cauwenberghs, G.; Arthur, J.; Hynna, K.; Folowosele, F.; Saighi, S.; Serrano-Gotarredona, T.; Wijekoon, J.; Wang, Y.; Boahen, K. Neuromorphic Silicon Neuron Circuits. *Front. Neurosci.* **2011**, *5*, 73.

(15) Wijekoon, J. H. B.; Dudek, P. Compact Silicon Neuron Circuit with Spiking and Bursting Behaviour. *Neural Networks* **2008**, *21* (2–3), 524–534.

(16) Song, J.; Woo, J.; Yoo, J.; Chekol, S. A.; Lim, S.; Sung, C.; Hwang, H. Effects of Liner Thickness on the Reliability of AgTe/ TiO2-Based Threshold Switching Devices. *IEEE Trans. Electron Devices* **2017**, *64* (11), 4763–4767.

(17) Sun, C.; Wang, C.; Xu, C. A Full-Function Memristive Pavlov Associative Memory Circuit with Inter-Stimulus Interval Effect. *Neurocomputing* **2022**, *506*, 68–83.

(18) Wang, W.; Wang, M.; Ambrosi, E.; Bricalli, A.; Laudato, M.; Sun, Z.; Chen, X.; Ielmini, D. Surface Diffusion-Limited Lifetime of Silver and Copper Nanofilaments in Resistive Switching Devices. *Nat. Commun.* **2019**, *10* (1), No. 81.

(19) Wang, R.; Chang, K.; Zhao, X.; Yu, X.; Ma, S.; Zhao, Z.; Wang, H. High-Performance Ta2O5-Based Resistive Random-Access Memory with Embedded Graphene Quantum Dots and Pt-Ag Composite Active Layer. *Appl. Phys. Lett.* **2023**, *123* (4), No. 043502, DOI: 10.1063/5.0156972.

(20) Sun, Y.; Song, C.; Yin, S.; Qiao, L.; Wan, Q.; Wang, R.; Zeng, F.; Pan, F. Design of a Controllable Redox-Diffusive Threshold Switching Memristor. *Adv. Electron. Mater.* **2020**, *6* (11), 2000695.

(21) Yin, J.; Zeng, F.; Wan, Q.; Sun, Y.; Hu, Y.; Liu, J.; Li, G.; Pan, F. Self-Modulating Interfacial Cation Migration Induced Threshold Switching in Bilayer Oxide Memristive Device. *J. Phys. Chem. C* **2019**, *123* (1), 878–885.

(22) Park, J.-H.; Kim, S.-H.; Kim, S.; Heo, K.; Yu, H. Nitrogen-Induced Filament Confinement Technique for a Highly Reliable Hafnium-Based Electrochemical Metallization Threshold Switch and Its Application to Flexible Logic Circuits. *ACS Appl. Mater. Interfaces* **2019**, *11* (9), 9182–9189.

(23) Ang, J. M.; Dananjaya, P. A.; Chow, S. C. W.; Lim, G. J.; Seet, C. S.; Lew, W. S. Enhancement of Temperature-Modulated NbO2-Based Relaxation Oscillator via Interfacial and Bulk Treatments. *Nanotechnology* **2023**, *34* (18), No. 185202.

(24) Gao, L.; Chen, P. Y.; Yu, S. NbOx Based Oscillation Neuron for Neuromorphic Computing. *Appl. Phys. Lett.* **2017**, *111* (10), No. 103503, DOI: 10.1063/1.4991917.

(25) Kumar, S.; Pickett, M. D.; Strachan, J. P.; Gibson, G.; Nishi, Y.; Williams, R. S. Local Temperature Redistribution and Structural Transition during Joule-Heating-Driven Conductance Switching in VO2. *Adv. Mater.* **2013**, *25* (42), 6128–6132.

(26) Song, B.; Xu, H.; Liu, S.; Liu, H.; Liu, Q.; Li, Q. An Ovonic Threshold Switching Selector Based on Se-Rich GeSe Chalcogenide. *Appl. Phys. A* **2019**, *125* (11), 772.

(27) Zhao, J.; Zhao, Z.; Song, Z.; Zhu, M. GeSe Ovonic Threshold Switch: The Impact of Functional Layer Thickness and Device Size. *Sci. Rep.* **2024**, *14* (1), No. 6685.

(28) Woo, J.; Lee, D.; Koo, Y.; Hwang, H. Dual Functionality of Threshold and Multilevel Resistive Switching Characteristics in Nanoscale HfO2-Based RRAM Devices for Artificial Neuron and Synapse Elements. *Microelectron. Eng.* **2017**, *182*, 42–45.

(29) Sharma, A. A.; Li, Y.; Skowronski, M.; Bain, J. A.; Weldon, J. A. High-Frequency TaO < italic > x</Italic>-Based Compact Oscillators. *IEEE Trans. Electron Devices* **2015**, *62* (11), 3857–3862.

(30) Wang, P.; Khan, A. I.; Yu, S. Cryogenic Behavior of NbO2 Based Threshold Switching Devices as Oscillation Neurons. *Appl. Phys. Lett.* **2020**, *116* (16), 162108.

(31) Dananjaya, P. A.; Loy, D. J. J.; Chow, S. C. W.; Lew, W. S. Unidirectional Threshold Switching Induced by Cu Migration with High Selectivity and Ultralow off Current under Gradual Electroforming Treatment. ACS Appl. Electron. Mater. **2019**, *1* (10), 2076–2085.

(32) Chekol, S. A.; Menzel, S.; Ahmad, R. W.; Waser, R.; Hoffmann-Eifert, S. Effect of the Threshold Kinetics on the Filament Relaxation Behavior of Ag-Based Diffusive Memristors. *Adv. Funct. Mater.* **2022**, 32 (15), No. 2111242, DOI: 10.1002/adfm.202111242.

(33) Lee, C. X. X.; Dananjaya, P. A.; Chee, M. Y.; Poh, H. Y.; Tan, F.; Thong, J. R.; Liu, L.; Lim, G. J.; Du, Y.; Tan, J. B.; Lew, W. S. Enhanced Resistive Switching Characteristics of Conductive Bridging Memory Device by a Co-Cu Alloy Electrode. *Appl. Phys. Lett.* **2023**, *123* (13), No. 133504, DOI: 10.1063/5.0160380.

(34) Kim, T.; Vogel, T.; Piros, E.; Nasiou, D.; Kaiser, N.; Schreyer, P.; Winkler, R.; Zintler, A.; Arzumanov, A.; Petzold, S.; Molina-Luna, L.; Alff, L. Oxide Thickness-Dependent Resistive Switching Characteristics of Cu/HfO2/Pt ECM Devices. *Appl. Phys. Lett.* **2023**, *122* (2), No. 023502.

(35) Li, Y.; Tang, J.; Gao, B.; Sun, W.; Hua, Q.; Zhang, W.; Li, X.; Zhang, W.; Qian, H.; Wu, H. High-Uniformity Threshold Switching HfO2-Based Selectors with Patterned Ag Nanodots. *Adv. Sci.* **2020**, 7 (22), 2002251.

(36) Jagannadham, K. Microscopic Mechanisms of Filament Growth in Memristor. *Appl. Phys. A* **2021**, *127* (4), 229.

(37) Hua, Q.; Wu, H.; Gao, B.; Zhang, Q.; Wu, W.; Li, Y.; Wang, X.; Hu, W.; Qian, H. Low-Voltage Oscillatory Neurons for Memristor-Based Neuromorphic Systems. *Global Challenges* **2019**, 3 (11), 1900015.

(38) Zhao, X.; Liu, S.; Niu, J.; Liao, L.; Liu, Q.; Xiao, X.; Lv, H.; Long, S.; Banerjee, W.; Li, W.; Si, S.; Liu, M. Confining Cation Injection to Enhance CBRAM Performance by Nanopore Graphene Layer. *Small* **2017**, *13* (35), 1603948.

(39) Dutta, M.; Maikap, S.; Qiu, J. T. Controlling Conductive Filament and Tributyrin Sensing Using an Optimized Porous Iridium Interfacial Layer in Cu/Ir/TiNxOy/TiN. *Adv. Electron. Mater.* **2019**, 5 (2), No. 1800288.

(40) Rahaman, S. Z.; Maikap, S.; Tien, T.-C.; Lee, H.-Y.; Chen, W.-S.; Chen, F. T.; Kao, M.-J.; Tsai, M.-J. Excellent Resistive Memory Characteristics and Switching Mechanism Using a Ti Nanolayer at the Cu/TaOx Interface. *Nanoscale Res. Lett.* **2012**, *7* (1), 345.

(41) Johnstone, A. H. CRC Handbook of Chemistry and Physics— 69th Edition Editor in Chief R. C. Weast, CRC Press Inc., Boca Raton, Florida, 1988, Pp. 2400, Price £57.50. ISBN 0-8493-0369-5. *J. Chem. Technol. Biotechnol.* **1991**, *50* (2), 294-295.

(42) Dutta, M.; Maikap, S.; Qiu, J. T. Controlling Conductive Filament and Tributyrin Sensing Using an Optimized Porous Iridium Interfacial Layer in Cu/Ir/TiNxOy/TiN. *Adv. Electron. Mater.* **2019**, 5 (2), 1800288–11.

(43) Fan, B.; Rodriguez, A. V.; Vercosa, D. G.; Kemere, C.; Robinson, J. T. Sputtered Porous Pt for Wafer-Scale Manufacture of Low-Impedance Flexible Microelectrodes. *J. Neural Eng.* **2020**, *17* (3), No. 036029.

(44) Lowe, S. E.; Zhong, Y. L.Challenges of Industrial-Scale Graphene Oxide Production. In *Graphene Oxide: Fundamentals and Applications*; Wiley, 2016; pp 410–431.

(45) Chang, I.; Woo, S.; Lee, M. H.; Shim, J. H.; Piao, Y.; Cha, S. W. Characterization of Porous Pt Films Deposited via Sputtering. *Appl. Surf. Sci.* **2013**, *282*, 463–466.

(46) Jeong, H. Y.; Kim, Y. I.; Lee, J. Y.; Choi, S.-Y. A Low-Temperature-Grown TiO 2 -Based Device for the Flexible Stacked RRAM Application. *Nanotechnology* **2010**, *21* (11), No. 115203.

(47) Song, G.; Wang, Y.; Tan, D. Q. A Review of Surface Roughness Impact on Dielectric Film Properties. *IET Nanodielectrics* **2022**, *5* (1), 1–23.

(48) Sui, Y.; Hess-Dunning, A.; Radwan, A. N.; Sankaran, R. M.; Zorman, C. A. Engineering the Surface Morphology of Inkjet Printed Ag by Controlling Solvent Evaporation during Plasma Conversion of AgNO 3 Inks. J. Mater. Chem. C 2022, 10 (13), 5257–5265.

(49) Merkoçi, F.; Patarroyo, J.; Russo, L.; Piella, J.; Genç, A.; Arbiol, J. Understanding Galvanic Replacement Reactions: The Case of Pt and Ag. *Mater. Today Adv.* **2020**, *5*, No. 100037.

(50) Idrac, J.; Mankowski, G.; Thompson, G.; Skeldon, P.; Kihn, Y.; Blanc, C. Galvanic Corrosion of Aluminium–Copper Model Alloys. *Electrochim. Acta* **2007**, 52 (27), 7626–7633.

(51) Song, J.; Woo, J.; Prakash, A.; Lee, D.; Hwang, H. Threshold Selector with High Selectivity and Steep Slope for Cross-Point Memory Array. *IEEE Electron Device Lett.* **2015**, *36* (7), 681–683.

(52) Wang, Y.; Zhang, Z.; Li, H.; Shi, L. Realizing Bidirectional Threshold Switching in Ag/Ta2O5/Pt Diffusive Devices for Selector Applications. *J. Electron. Mater.* **2019**, *48* (1), 517–525.